ThePAW ArchitectureReference Manual

byDavidA.Penry ForELE375/COS471B PrincetonUniversity 26November2001 LastUpdate:8October2003

1. Introduction

ThePAWarchitectureisasimplearchitecturedesignedtobeeasytoimpleme ntina semestercourseusingaminimumofhardwareresources.ItisderivedfromtheThumb ISAfromAdvancedRiscMachines,Ltd.

Thismanualroughlyfollowsthestructureofthe *ARMArchitectureReferenceManual* and is indebted to that document for many concepts and details of describing the architecture.

2. Programmer'sModel

2.1. Datatypes

PAWprocessorssupportthefollowingdatatypes

Byte	8bits
Halfword	16bits

- Alldataoperationsareperformedonhalfwordquantities; bytesareonlyrelevantfor loadsandstores.
- Someinstructionsrequire"word"alignment.Wordalignmentis32-bitalignment,but wordsareneveractuallyoperatedondirectly.
- PAWinstructionsareexactlyonehalfwordinsizeandarealignedonatwo-byte boundary.

 $\label{eq:stability} When these types are described as unsigned, the N-bit data value represents an integer in the range 0 to +2 $^N-1$, using normal binary format. When these types are described as signed, the N-bit data value represents an integer in the range -2 $^{N-1}to+2 $^{N-1}-1$, using two's complement format.}$

Thelow-orderbitofadatatypeisalwaysconsideredtobebit0.

Thememorybyteorderingislittle-endian;byte0containsthelow-order8bitsofthe halfwordataddress0.

2.2. Registers

ThePAWprocessorhasatotalof17registers:

• 16general-purposeregistersnamedR0-R15.Theseregistersare16bitswide.

• 1statusregister.Thisregisterisalso16bitswide,butonly4ofthe16bitsneedto beimplemented.

2.2.1. Generalpurposeregisters

Thegeneral-purposeregistersR0-R15canbesplitintothreegroups.

RegistersR0-R7arethe *lowregisters* .Theseregistersarefullygeneral-purposeandcan beusedwhereveraninstructionallowsageneral-purposeregister.

RegistersR8-R14arethe *high* registers.Theseregistermayonlybeusedbyasubsetof theinstructions.R13isnormallyusedasastackpointerandisalsoknownastheSP. R14isnormallyusedtostoresubroutinereturnaddressesandisalsoknownastheLP. NotethattheseusesofR13andR14arebyconventiononly;thearchitecturerequiresno specialuseofthem.

RegisterR15holdsthe *ProgramCounter*, orPC.Itcanbeusedinplaceofoneofthe highregistersR8-R14.Therearealsoinstructionsthatimplicitlyreadorwri tethe programcounter.Whentheprogramcounterisread,thevaluereadisalwaystheaddress oftheinstructionreadingthePC.Whentheprogramcounteriswritten,thenext instructionexecutedafterthewritinginstructionistheinstructionatthenewva lueofthe PC.Inotherwords,writingtothePCcausesabranchtooccur.Notethatwhenevera newvalueiswrittenexplicitlytothePCbyaninstruction,thisvalueoverrides/over writes the"PC+2"valuewhichisnormallywrittenatprogramcounterupdate.

2.2.2. Statusregisters

The *StatusRegister* containstheconditioncodeflags.Theformatofthestatusregisteris shownbelow:

15	3	2	1	0
Unimplemented	N	Z	C	v

The condition code flags are modified by comparison and some of the arithmetic and data transferin structions. See the individual instruction descriptions to determine whic h instructions may modify a flag. Some instructions may modify only a subset of the flags of

2.2.2.1. TheNflag

This flag is set to bit 15 of the result of the instruction. When the value is interpreted a two's complement value, then N=1 if the result is negative and N=0 if it is positive or zero.

2.2.2.2. TheZflag

Thisflagissetto1iftheresultoftheinstructioniszero.Itissetto0otherwis e.

gs.

sa

2.2.2.3. TheCflag

Thisflagissetinoneofthreeways:

- For an addition instruction, Cissetto 1 if the addition produced a carry (i.e. an unsigned overflow) and to 0 otherwise.
- Foracomparisoninstruction, Cissetto1ifthesubtractionimpliedbythe comparisondid **not**produceaborrowand0otherwise. This is equivalent to saying that if the second operand were negated and added to the first operand, the rewould be a carry out of the addition.

NOTE: ThisbehavioristhesameasthatofARM,butisdifferentfromthat of otherarchitectures,suchasSPARC.

• Forashiftinstruction, Cissettothelastbitshiftedoutofthevalue.

2.2.2.4. TheVflag

Thisflagissetonlyonadditionandcomparisoninstructions. It is set to lifsigned overflow occurred and 0 otherwise.

2.3. Exceptionsandreset

On reset, a PAW processor sets the PC to 0 and begins execution from that address.

NoexceptionsofanykindaredetectedbyaPAWprocessor.

2.4. Memoryandmemory-mappedI/O

2.4.1. Byteaddressing

 $The PAW architecture uses a single, flat address space of 2 $16-bit by tes. By teaddresses are treated as unsigned numbers running from 0 to +2 $16-1.$

Addresscalculationsarenormallyperformedusingordinaryintegerinstructions . This meansthattheynormally *wraparound* iftheyoverfloworunderflowtheaddressspace. Essentiallyalladdressoperationsaretakenmodulo2 ¹⁶.Programsshouldnotrelyonthis behavior.

2.4.2. Instructionaddressing

 $\label{eq:programsshouldnotrely on the sequential execution of the instruction at address 0x0000 after the instruction at address 0xfffe.$

2.4.3. Half-wordaddressing

Theaddressspaceisalsoregardedasconsistingof2 ¹⁵16-bitwords,eachofwhose

addressis *halfword-aligned*.Half-word-alignedmeansthattheaddressisdivisibleby2. Theresultsofanunalignedhalfword-sizeddataaccessareunpredictable. Halfwordsarestoredinlittle-endianbyteorder;Byte0containsthelower8bitsof the halfwordataddress0. Theloadandstorehalfwordinstructionsenforceanadditionalalignmentrestriction: the addressmustbe32-bitaligned(i.e.divisibleby4).Asaresult,itisnotpossibletouse theseinstructionstoloadorstorethehalfwordsataddresses2,6,10,etc.Twobyteloads orstoresmustbeusedinstead

2.4.4. Memory-mappedI/O

The standard way to perform I/O functions on a PAW system is through memory-mapped I/O. This uses special memory addresses which supply I/O functions when they are loaded from or stored to.

Instructionfetchesmustnotoccurfrommemory-mappedI/Olocations.

3. ThePAWInstructionSet

3.1. Instructionsetencoding

	15	14	13	12	11	10	9	8	7	б	5	4	3	2	1	0	
0	0	0	0	OP:	=0-31	-					<	unus	ed>				
3	0	0	1	OP:	=0-3		Rd				I	mmed	iate	8			*
4	0	1	0	0	0	0		OP=0	-15			Rs			Rd		*
5	0	1	0	0	0	1	OP=	0-3	H1	Н2		Rs			Rd		*
9	0	1	1	В	L		In	nm5				Rb			Rd		
12	1	0	1	0	SP		Rd				I	mmed	iate	8			
16	1	1	0	1		Co	nd			8	Bit	Bra	nch	Offs	et		

*-Theseinstructionsaffectthestatusregisterconditioncodeflags.

- Allimmediatesareunsignedexceptforthebranchoffset.

3.1.1. Format0:Miscellaneousoperations

OP=0 HALT.The<unused>fieldshouldbesetto0.

3.1.2. Format3:immediateoperations

OP=0MOVRd,#Immediate8 OP=1CMPRd,#Immediate8

3.1.3. Format4:ALUoperations(2operand)

<OP>Rd,Rs

OP=012345 ANDEORASRTSTNEGCMP

3.1.4. Format5:Hiregisteroperations

OP=0ADDRd,Rs OP=1CMPRd,Rs(H1=H2=0isundefined) OP=2MOVRd,Rs

Foreachone,(H1=1=>Rd=8..15,H2=1=>Rs=8..15)

3.1.5. Format9:Load/Storewithimmediateoffset

STRRd,[Rb,#Imm5<<2](L=0,B=0-0..124immediateoffset) LDRRd,[Rb,#Imm5<<2](L=1,B=0-0..124immediateoffset) STRBRd,[Rb,#Imm5](L=0,B=1-0..31immediateoffset) LDRBRd,[Rb,#Imm5](L=1,B=1-0..31immediateoffset)

3.1.6. Format12:Loadaddress

SP=0ADDRd,PC,#Immediate8<<2(0..1020immediateoffset)

3.1.7. Format16:Conditionalbranch

-Conditionslistedlater -Branchrange-256..+254(offsetshiftedleftby1)

B<CC>Label

3.2. Instructiontypes

Inthissectiontheinstructionsareclassifiedbytype.

3.2.1. Dataprocessinginstructions

These instructions are used to perform arithmetic and logical operations on registers and to move databet we enregisters. The instructions are:

- ADDaddtwooperands
- AND-logically"AND"theoperands
- ASR-arithmeticshiftrightofoneoperandbythevalueoftheother
- CMP-comparetwooperands
- EOR-exclusive-ortheoperands
- MOV-movevaluefromoneregistertoanother
- NEG-negateoneoperand
- TST-PerformalogicalANDoftheoperandsandsettheconditioncodes

3.2.2. Loadandstoreinstructions

These instructions are used to move data from memory to registers and back. Data movement can occur in either byte-size or half word-size chunks. The instructions are:

- LDR-loadahalfwordtoaregister
- STR-storeahalfwordfromaregister
- LDRB-loadabytetoaregister.
- STRB-storeabytetoaregister.

3.2.3. Branchinstructions

These instructions are used to alter the control flow of the program. Branches occur based upon the values of the condition code flags in the Status Register. The branch condition names are:

condition code	encoding	meaning	Calculation
eq	0000	Equal	Z=1
ne	0001	Notequal	Z=0
cs	0010	Carryset/unsigned higherorsame	C=1
сс	0011	Carryclear/unsigned lower	C=0
mi	0100	Minus/Negative	N=1
pl	0101	Plus/Positiveorzero	N=0
VS	0110	Overflow	V=1
vc	0111	Nooverflow	V=0
hi	1000	Unsignedhigher	C=1&&Z=0
ls	1001	Unsignedlowerorsame	C=0 Z=1
ge	1010	Signed>=	(N==V)
lt	1011	Signed<	(N!=V)
gt	1100	Signed>	Z=0&&(N==V)
le	1101	Signed<=	Z=1 (N!=V)

3.2.4. Miscellaneousinstructions

Thereisoneinstructioninthisclass:theHALTinstruction.

3.3. Instructiondescriptions

Detaileddescriptionsofeachinstructionfollowinalphabeticalorder.Theinstruct ion operationisdescribedinaC-likepseudocodewhichusesindentationinsteadofbracesto showstatementnesting.Theindividualstepsoftheoperationaredefinedasiftheywer e tooccursequentially.Inotherwords,whenonestepmodifiesRdandalaterstepsetsthe NconditioncodetoRd[15],the **new**valueofRdisusedtosettheNconditioncode. Hardware,ofcourse,mayperformthestepsinparallelaslongasthesequentialme aning ofthestepsispreserved

Thenotation[hb:lb]meansbits hbto lb,inclusiveoftheregisterorintermediateresult.

3.3.1. ADD(1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	0	H1	H2		Rs]	Rd	

h

ThisformofADDaddsthevalueofoneregistertothevalueofasecondregisterand storestheresultinthefirstregister.None,one,orbothoftheregistersmaybehig registers.Thisinstructionsetstheconditioncodeflagsbasedupontheresult.

Syntax

ADD <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalueandalsothedestinationr ItcanbeanyofR0toR15.TheregisternumberisencodedintheinstructioninH1 (mostsignificantbit)andRd(remaining3bits).
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR15. TheregisternumberisencodedintheinstructioninH2(mostsignificantbit)andRs (remaining3bits).

Operation

Rd = Rd + Rs
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
C Flag = if (carry out) then 1 else 0
V flag = if (signed overflow) then 1 else 0

3.3.2. ADD(2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	0	1	0	0		Rd				I	mme	diate	28		

ThisformofADDaddsanunsignedimmediatevaluetothePCandwritestheresultingPC-relativeaddresstoadestinationregister.Theimmediatevaluecanbeanym4intherange0to1020.Theconditionflagsarenotaffected.

Syntax

```
ADD <Rd>, PC, #<Immediate8><<2
```

where:

- <Rd>specifiesthedestinationregister.ItcanbeanyofR0toR7.
- PCindicatesPC-relativeaddressing(note:R15isalsocorrecthere)
- <Immediate8>Specifiesanunsigned8-bitimmediatevaluethatisshiftedleft by2and addedtothevalueofthePC.

Operation

```
Rd = (PC AND 0xFFFC) + (Immediate8 << 2)
```

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0	0		Rs]	Rd	

he

TheAND(LogicalAND)instructionperformsabitwiseANDofthevaluesintwo registersandstorestheresultinthefirst.Theconditionflagsareupdatedbasedupont result.

Syntax

AND <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalueandalsothedestinationr egister. ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR7.

Operation

Rd = (Rd and Rs)
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
C Flag = unaffected
V flag = unaffected

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	0		Rs]	Rd	

The ASR (Arithmetic ShiftRight) instruction is used to provide the signed value of a register divided by avariable power of 2. The condition flags are updated based upon the result.

Syntax

ASR <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthevaluetobeshiftedandalsothedestinat ion register.ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthevalueoftheshiftamount.Itcanbeanyof R0toR7.

Operation

```
if Rs[7:0] == 0 then
    C flag = unaffected
    Rd = unaffected
else if Rs[7:0] < 16 then
    C flag = Rd[Rs[7:0] - 1]
    Rd = Rd >> Rs[7:0]
else
    C flag = Rd[15]
    if Rd[15] == 0 then
        Rd = 0
    else
        Rd = 0
    else
        Rd = 0xffff
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
V flag = unaffected
```

3.3.5. B

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1		Co	nd				E	Branc	hOff	fset		

The B (branch) instruction is used to provide a conditional branch to a target address.

Syntax

B<cond> <target address>

where:

- <cond>istheconditionunderwhichtheinstructionisexecuted.Seethetableinthe *BranchInstructions* section.
- <target_address>specifiestheaddresstobranchto.Thebranchtargetaddressis calculatedby:
 - 1. Shiftingthe8-bitsignedoffsetfieldoftheinstructionleftbyonebit.
 - 2. Sign-extendingtheresultto16bits.
 - 3. AddingthistothecontentsofthePC.

Theinstruction can therefore specify an offset of -256 to +254 bytes.

Operation

```
if condition true then
```

```
PC = PC + (sign extend (BranchOffset<<1))</pre>
```

else

```
PC = PC + 2 (as with any non-branch instruction)
```

3.3.6. CMP(1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	1		Rd				I	mme	diate	28		

ThisformoftheCMP(Compare)compares are gister with an 8-bit unsigned immedia value. The condition flags are updated based upon the result of subtracting the immediate value from the register

Syntax

CMP <Rd>, # <Immediate8>

where:

- <Rd>specifiestheregisterforcomparison.ItcanbeanyofR0toR7.
- <Immediate8>specifiestheunsigned8-bitimmediatevalueforcomparisoninthe range0to255.

Operation

alu_out = Rd - Immediate8
N Flag = alu_out[15]
Z Flag = if (alu_out == 0) then 1 else 0
C Flag = if (borrow from last bit) then 0 else 1
V flag = if (signed overflow) then 1 else 0

te

3.3.7. CMP(2)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	1	0	1		Rs]	Rd	

ThisformoftheCMP(Compare)comparestworegistervalues.Bothregistersm ustbe lowregisters.Theconditionflagsareupdatedbasedupontheresultofsubtractingthe secondregisterfromthefirst.

Syntax

CMP <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalue.ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR7.

Operation

alu_out = Rd - Rs
N Flag = alu_out[15]
Z Flag = if (alu_out == 0) then 1 else 0
C Flag = if (borrow from last bit) then 0 else 1
V flag = if (signed overflow) then 1 else 0

3.3.8. CMP(3)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	0	1	H1	H2		Rs			Rd	

ThisformoftheCMP(Compare)comparestworegistervalues.Oneorbothofthe registervaluesisahighregister.Theconditionflagsareupdatedbasedupontheresul subtractingthesecondregisterfromthefirst.

tof

Syntax

CMP <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalue.ItcanbeanyofR0toR15.The registernumberisencodedintheinstructioninH1(mostsignificantbit)andRd (remaining3bits).
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR15. TheregisternumberisencodedintheinstructioninH2(mostsignificantbit)andRs (remaining3bits).

Operation

alu_out = Rd - Rs
N Flag = alu_out[15]
Z Flag = if (alu_out == 0) then 1 else 0
C Flag = if (borrow from last bit) then 0 else 1
V flag = if (signed overflow) then 1 else 0

3.3.9. EOR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	0	1		Rs]	Rd	

TheEOR(LogicalExclusive-Or)instructionperforms abitwise exclusive or of the values intwo registers and stores the result in the first. The condition flags are updated bau on the result.

Syntax

EOR <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalueandalsothedestinationr egister. ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR7.

Operation

Rd = (Rd EOR Rs)
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
C Flag = unaffected
V flag = unaffected

3.3.10. HALT

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

TheHALTinstructioncausestheprocessortoceasefetchingandexecutinginstruc tions.

Syntax

HALT

Operation

Stop fetching and executing instructions.

3.3.11. LDR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	1		Ι	mm:	5			Rb]	Rd	

The LDR instructional lows 16-bits of memory data to be loaded into a general-purpose register. The condition code flags are not affected by this instruction.

Thememoryaddressmustbedivisibleby4. This implies that this instruction **cannot** be used to load half words from the two upper-order by teso f words. Two LDRB instructions must be used instead.

Syntax

LDR <Rd>, [<Rb>, # <Imm5> <<2]

where:

- <Rd>specifiesthedestinationregister.ItcanbeanyofR0toR7.
- <Rb>specifiestheregistercontainingthebasememoryaddress.ItcanbeanyofR 0to R7.
- $\label{eq:specifies} $$ <$ Imm5>$ specifies a five-bitun signed immediate value to be multiplied by 4 and added to the value of <$ Rb>$ to form the memory address. This yields an effective address range from the value of <$ Rb>$ to the value of <$ Rb>$ +124. $$$

Operation

3.3.12. LDRB

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	1		Ι	mm:	5			Rb]	Rd	

TheLDRinstructionallows8-bitsofmemorydatatobeloadedintoageneral-purpose register.Thebyteisnotsign-extended.Theconditioncodeflagsarenotaffectedbyt instruction.

his

Syntax

LDRB <Rd>, [<Rb>, # <Imm5>]

where:

- <Rd>specifiesthedestinationregister.ItcanbeanyofR0toR7.
- <Rb>specifiestheregistercontainingthebasememoryaddress.ItcanbeanyofR 0to R7.
- $\label{eq:specific-$

Operation

address = Rb + (Imm5)
Rd = Memory[address]

3.3.13. MOV(1)

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	1	0	0		Rd				I	mme	diate	28		

This form of the MOV (Move) moves an 8-bit unsigned immediate value into a register. The condition flags are updated based upon the result.

Syntax

MOV <Rd>, # <Immediate8>

where:

- <Rd>specifiesthedestinationregister.ItcanbeanyofR0toR7.
- <Immediate8>specifiestheunsigned8-bitimmediatevalueintherange0to255.

Operation

Rd = Immediate8
N Flag = 0
Z Flag = if (Rd == 0) then 1 else 0
C Flag = unaffected
V flag = unaffected

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	1	1	0	H1	H2		Rs]	Rd	

er.

ThisformofMOVIMove)moves the value of the second register into the first regist None, one, or both of the registers may be high registers. This instructions ets the condition code flags based upon the result.

Syntax

MOV <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalueandalsothedestinationr ItcanbeanyofR0toR15.TheregisternumberisencodedintheinstructioninH1 (mostsignificantbit)andRd(remaining3bits).
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR15. TheregisternumberisencodedintheinstructioninH2(mostsignificantbit)andRs (remaining3bits).

Operation

Rd = Rs
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
C Flag = unaffected
V flag = unaffected

3.3.15. NEG

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	1	0	0		Rs]	Rd	

TheNEG(Negates)instructionnegatesthevalueofoneregisterandstoresther esultina secondregister.Theconditionflagsareupdatedbasedupontheresult.

Syntax

NEG <Rd>, <Rs>

where:

- <Rd>specifiesthedestinationregister.ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthevalue.ItcanbeanyofR0toR7.

Operation

Rd = 0 - Rs
N Flag = Rd[15]
Z Flag = if (Rd == 0) then 1 else 0
C Flag = if (borrowed from last bit in 0-Rs) then 0 else 1.
V flag = if (signed overflow in 0-Rs) then 1 else 0.

3.3.16. STR

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	0	0		Ι	mm:	5			Rb]	Rd	

TheSTRinstructionallows16-bitsofdatatobestoredtomemoryfromageneralpurposeregister. The condition code flags are not affected by this instruction.

Thememoryaddressmustbedivisibleby4. This implies that this instruction cannotbe usedtostorehalfwordsintothetwoupper-orderbytesofwords.TwoSTRBinstructions mustbeusedinstead.

Syntax

STR <Rd>, [<Rb>, # <Imm5> <<2]

where:

- <Rd>specifiestheregistercontainingthedatatostore.ItcanbeanyofR0toR7.
- <Rb>specifiestheregistercontainingthebasememoryaddress.ItcanbeanyofR 0to R7.
- <Imm5>specifiesafive-bitunsignedimmediatevaluetobemultipliedby4andadded tothevalueof<Rb>toformthememoryaddress.Thisyieldsaneffectiveaddress rangefromthevalueof<Rb>tothevalueof<Rb>+124.

Operation

```
address = Rb + (Imm5 << 2)
if (address[1:0] == 0b00)
    Memory[address+1] = Rd[15:8]
    Memory[address] = Rd[7:0]
else
```

Memory[address+1] = UNPREDICTABLE

Memory[address] = UNPREDICTABLE

3.3.17. STRB

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	1	1	0		Ι	mm:	5			Rb]	Rd	

TheSTRinstructionallows8-bitsofdatatobestoredtomemoryfromageneral-purpose register.Thebyteisnotsign-extended.Theconditioncodeflagsarenotaffectedbyt instruction.

Syntax

STRB <Rd>, [<Rb>, # <Imm5>]

where:

- <Rd>specifiestheregistercontainingthedatatobestored.ItcanbeanyofR0toR7.
- <Rb>specifiestheregistercontainingthebasememoryaddress.ItcanbeanyofR 0to R7.
- $\label{eq:specific-$

Operation

address = Rb + (Imm5)
Memory[address] = Rd[7:0]

his

3.3.18. TST

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	1	1		Rs]	Rd	

TheTST(Test)instructionperformsabitwiseANDofthevaluesintworegiste rsand updatestheconditioncodeflagsbasedupontheresult.Itdoesnotaffectthevalueof eitherregister.AverycommonuseofTSTistodeterminewhetherasinglebitis setor clear.

Syntax

TST <Rd>, <Rs>

where:

- <Rd>specifiestheregistercontainingthefirstvalue.ItcanbeanyofR0toR7.
- <Rs>specifiestheregistercontainingthesecondvalue.ItcanbeanyofR0toR7.

Operation

alu_out = (Rd and Rs)
N Flag = alu_out[15]
Z Flag = if (alu_out == 0) then 1 else 0
C Flag = unaffected
V flag = unaffected