


6.3: TOY Machine Architecture




COS126: General Computer Science · <http://www.cs.Princeton.EDU/~cos126>

TOY machine.

- 256 16-bit words of memory.
- 16 16-bit registers.
- 1 8-bit program counter.
- 16 instructions types.

What we've done.

- Written programs for the TOY machine.
- Software implementation of fetch-execute cycle.
 - TOY simulator.



Our goal today.

- Hardware implementation of fetch-execute cycle.
 - TOY computer.

Designing a Processor

How to build a microprocessor?

- ➔ ▪ Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals

Instruction Set Architecture

Instruction set architecture (ISA).

- 16-bit words, 256 words of memory, 16 registers.
- Determine set of primitive instructions.
 - too narrow ⇒ cumbersome to program
 - too broad ⇒ cumbersome to build hardware
- TOY machine: 16 instructions.

Instructions	
0:	halt
1:	add
2:	subtract
3:	and
4:	xor
5:	shift left
6:	shift right
7:	load address

Instructions	
8:	load
9:	store
A:	load indirect
B:	store indirect
C:	branch zero
D:	branch positive
E:	jump register
F:	jump and link

Designing a Processor

How to build a microprocessor?


- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals

Arithmetic Logic Unit

TOY ALU.

- Big combinational circuit.
- 16-bit bus.
- Add, subtract, and, xor, shift left, shift right, copy input 2.


op	2	1	0
+, -	0	0	0
&	0	0	1
^	0	1	0
<<, >>	0	1	1
input 2	1	0	0



5

6

Arithmetic Logic Unit: Implementation




op	2	1	0
+, -	0	0	0
&	0	0	1
^	0	1	0
<<, >>	0	1	1
input 2	1	0	0

7

Main Memory

TOY main memory: 256 x 16-bit register file.




8

Registers

TOY registers: fancy 16 x 16-bit register file.

- Want to be able to read two registers, and write to a third in the same instructions: $R1 \leftarrow R2 + R3$.
- 3 address inputs, 1 data input, 2 data outputs.
- Add decoders and muxes for additional ports.



9

Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals

10


Datapath and Control

Datapath.

- Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.



11


Datapath and Control

Datapath.


- Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.




12




Real Microprocessor Chip (Pentium P4)



The TOY Datapath




The TOY Datapath: Add



Before fetch:
 $pc = 20, mem[20] = 1234$

After fetch:
 $pc = 21$
 $IR = 1234: R[2] \leftarrow R[3] + R[4]$

The TOY Datapath: Add



Before execute:


pc = 21
 IR = 1234: R[2] ← R[3] + R[4]
 R[3] = 0028, R[4] = 0064

After execute:

pc = 21
 R[2] = 008C

18

The TOY Datapath: Jump and Link




Before fetch:

pc = 20
 mem[20] = FF30

19

The TOY Datapath: Jump and Link



Before fetch:


pc = 20
 mem[20] = FF30

After fetch:

pc = 21
 IR = FF30: R[F] ← 21; pc ← 30

20

The TOY Datapath: Jump and Link




Before execute:

pc = 21
 IR = FF30: R[F] ← 21; pc ← 30

21

The TOY Datapath: Jump and Link



Before execute:


pc = 21
IR = FF30: R[F] ← 21; pc ← 30

After execute:

pc = 30
R[F] = 21

22

Do Try This At Home



Trace the flow of some other instructions through the datapath picture.

23

Designing a Processor



How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals

Clocking Methodology

Two cycle design (fetch and execute).

- Use 1-bit counter to distinguish between 2 cycles.
- Use two cycles since fetch and execute phases each access memory and alter program counter.




24

25

1-Bit Counter

1-bit counter.

- Circuit that oscillates between 1 and 0.



26


Clocking Methodology

4 distinguishable epochs.

- During fetch phase.
- At very end of execute phase.
- During execute phase.
- At very end of fetch phase.

Ex: can only write at very end of execute phase.

- $R1 \leftarrow R1 + R1$



27

Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
 - 16-bit words, 16 TOY machine instructions
- Determine major components.
 - ALU, memory, registers, program counter
- Determine datapath requirements.
 - "flow" of bits
- Establish clocking methodology.
 - 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
 - determine settings of control signals




28

Control

Control: controls components, enables connections.

- Input: opcode, clock, conditional evaluation. (green)
- Output: control wires. (orange)




29


Control

Control: controls components, enables connections.


- Input: opcode, clock, conditional evaluation. (green)
- Output: control wires. (orange)




Implementation of Control




Implementation of Control: Store



Control: Execute Phase of Store



Stand-Alone Registers



34

Pipelining

Pipelining.

- At any instant, processor is either fetching instructions or executing them (and so half of circuitry is idle).
- Why not fetch next instruction while current instruction is executing?
 - Analogy: washer / dryer.

Issues.


- Jump and branch instructions change PC.
 - "Prefetch" next instruction.
- Fetch and execute cycles may need to access same memory.
 - Solution: use two memory "caches".

Result.

- Better utilization of hardware.
- Can double speed of processor.

35

Goodbye, TOY



36