## 6.3: TOY Machine Architecture



COS126: General Computer Science - http://www.cs.Princeton.EDU/~cos126

TOY machine.

- 256 16-bit words of memory.
- 16 16-bit registers.
- 1 8-bit program counter.
- 16 instructions types.

What we've done.

- Written programs for the TOY machine.
- Software implementation of fetch-execute cycle. - TOY simulator.


## Our goal today.

- Hardware implementation of fetch-execute cycle. - TOY computer.


## Instruction Set Architecture

Instruction set architecture (ISA).

- 16 -bit words, 256 words of memory, 16 registers.
- Determine set of primitive instructions.
- too narrow
$\Rightarrow$ cumbersome to program
- too broad $\Rightarrow$ cumbersome to build hardware
- TOY machine: 16 instructions.


How to build a microprocessor?

- Develop instruction set architecture (ISA).
- 16-bit words, 16 TOY machine instructions
$\Rightarrow$ - Determine major components.
- ALU, memory, registers, program counter
- Determine datapath requirements.
- "flow" of bits
- Establish clocking methodology.
- 2-cycle design: fetch, execute
- Analyze how to implement each instruction. - determine settings of control signals


## Arithmetic Logic Unit: Implementation



TOY ALU.

- Big combinational circuit.
technical hack
- 16-bit bus.

』

- Add, subtract, and, xor, shift left, shift right, copy input 2.

| op | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| ,+- | 0 | 0 | 0 |
| $\&$ | 0 | 0 | 1 |
| $\wedge$ | 0 | 1 | 0 |
| $\ll, \gg$ | 0 | 1 | 1 |
| input 2 | 1 | 0 | 0 |

Input 1


Main Memory

TOY main memory: $256 \times 16$-bit register file.


TOY registers: fancy $16 \times 16$-bit register file.

- Want to be able to read two registers, and write to a third in the same instructions: R1 $\leftarrow$ R2 + R3.
- 3 address inputs, 1 data input, 2 data outputs.
- Add decoders and muxes for additional ports.



## Datapath and Control

Datapath.

- Layout and interconnection of components.
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.

How to build a microprocessor?

- Develop instruction set architecture (ISA).
- 16-bit words, 16 TOY machine instructions
- Determine major components.
- ALU, memory, registers, program counter
$\Rightarrow$
- Determine datapath requirements.
- "flow" of bits
- Establish clocking methodology.
- 2-cycle design: fetch, execute
- Analyze how to implement each instruction
- determine settings of control signals


## Datapath and Control

Datapath.

- Layout and interconnection of components
- Must accommodate all instruction types.

Control.

- Choreographs the "flow" of information on the datapath.
- Depending on instruction, different control wires are turned on.



The TOY Datapath



The TOY Datapath: Add


Before fetch:
pc $=20$, mem[20] $=1234$

After fetch:
pc = 21
$\mathrm{IR}=1234: \mathrm{R}[2] \leftarrow \mathrm{R}[3]+\mathrm{R}[4]$


The TOY Datapath: Jump and Link


Before fetch:
$p c=20$
mem[20] $=$ FF30

## After fetch:

$\mathrm{pc}=21$
$\mathrm{IR}=\mathrm{FF} 30: \mathrm{R}[\mathrm{F}] \leftarrow 21 ; \mathrm{pc} \leftarrow 30$


Before fetch:
$\mathrm{pc}=20$
mem[20] = FF30
19

The TOY Datapath: Jump and Link


Before execute:
$\mathrm{pc}=21$
$\mathrm{IR}=\mathrm{FF} 30: \mathrm{R}[\mathrm{F}] \leftarrow 21 ; \mathrm{pc} \leftarrow 30$

The TOY Datapath: Jump and Link


Before execute:
$\mathrm{pc}=21$
After execute:
$\mathrm{IR}=\mathrm{FF} 30: \mathrm{R}[\mathrm{F}] \leftarrow 21 ; \mathrm{pc} \leftarrow 30$
$\mathrm{pc}=30$
$\mathrm{R}[\mathrm{F}]=21$

Do Try This At Home

## Clocking Methodology

Two cycle design (fetch and execute).

- Use 1-bit counter to distinguish between 2 cycles.
- Use two cycles since fetch and execute phases each access memory and alter program counter.


Trace the flow of some other instructions through the datapath picture

- Determine major components.
- ALU, memory, registers, program counter
- Determine datapath requirements.
- "flow" of bits
$\Rightarrow$. Establish clocking methodology.
- 2-cycle design: fetch, execute
- Analyze how to implement each instruction.
- determine settings of control signals

Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
- 16-bit words, 16 TOY machine instructions


Clock


1-bit counter.

- Circuit that oscillates between 1 and 0 .


Designing a Processor

How to build a microprocessor?

- Develop instruction set architecture (ISA).
- 16-bit words, 16 TOY machine instructions
- Determine major components.
- ALU, memory, registers, program counter
- Determine datapath requirements.
- "flow" of bits
- Establish clocking methodology.
- 2-cycle design: fetch, execute
- Analyze how to implement each instruction. - determine settings of control signals


## Clocking Methodology

4 distinguishable epochs.

- During fetch phase.
- At very end of execute phase.
- During execute phase.
- At very end of fetch phase.

Ex: can only write at very end of execute phase.

- R1 $\leftarrow$ R1 + R1


Control
Control: controls components, enables connections.

- Input: opcode, clock, conditional evaluation. (green)
- Output: control wires. (orange)


Control: controls components, enables connections.

- Input: opcode, clock, conditional evaluation. (green)
- Output: control wires. (orange)


Implementation of Control: Store


Control: Execute Phase of Store



Program Counter
${ }_{34}$

Pipelining.

- At any instant, processor is either fetching instructions or executing them (and so half of circuitry is idle).
- Why not fetch next instruction while current instruction is executing?
- Analogy: washer / dryer.

Issues.

- Jump and branch instructions change PC.
- "Prefetch" next instruction.
- Fetch and execute cycles may need to access same memory. - Solution: use two memory "caches".


## Result.

- Better utilization of hardware.
- Can double speed of processor.

Goodbye, TOY


