

COS 318: Operating Systems

Virtual Memory and Its Address Translations

Kai Li

Computer Science Department
Princeton University

(<http://www.cs.princeton.edu/courses/cos318/>)




Midterm Summary

- ◆ Problem 1
 - Most did well
- ◆ Problem 2
 - Most did well, but some miss the last question
- ◆ Problem 3
 - Many did well, but not all
- ◆ Problem 4
 - A use case for Mesa-style monitor. Some did busy waiting, with self-designed primitives and some did not use mesa-style monitor idioms.



Midterm Results



Average




Today's Topics

- ◆ Virtual Memory
 - Virtualization
 - Protection
- ◆ Address Translation
 - Base and bound
 - Segmentation
 - Paging
 - Translation look-ahead buffer



Big Picture

- ◆ Physical memory is fast, but expensive
 - \$100/GB
 - 10-30ns latency
 - GB's/sec bandwidth
- ◆ Large disk is inexpensive, but slow
 - \$0.5-2/GB
 - 5-10ms latency
 - 40-80MB/sec bandwidth per disk
- ◆ Our goals
 - Run programs as efficiently as possible
 - Make the system as safe as possible



5


Issues

- ◆ Many processes
 - For a general purpose system, the more a system can handle, the better
- ◆ Address space size
 - Many small processes whose total size may exceed memory
 - Even one process may exceed the physical memory size
- ◆ Protection
 - A user process should not crash the system
 - A user process should not do bad things to other processes

6

Consider A Primitive System


- ◆ Only physical memory
- ◆ Run three processes: emacs, pine, gcc
- ◆ What if pine needs to expand?
- ◆ What if emacs needs more memory than is on the machine?
- ◆ What if gcc has an address error
- ◆ What if emacs is not using its memory?



7

Protection Issue


- ◆ Errors in one process should not affect others
- ◆ For each process, check each load and store instruction to allow only legal memory references



8

Size or Transparency Issue

- ◆ A process should be able to run regardless of its physical location or the physical memory size
- ◆ Give each process a large, static “fake” address space
- ◆ As a process runs, relocate each load and store to its actual memory



9

Virtual Memory


- ◆ Flexible
 - Processes can move in memory in as they execute, partially in memory and partially on disk
- ◆ Simple
 - Make applications very simple in terms of memory accesses
- ◆ Efficient
 - 20% of memory gets 80% of references
 - Keep the 20% in physical memory
- ◆ Design issues
 - How is protection enforced?
 - How are processes relocated?
 - How is memory partitioned?



10

Try A Simple Idea

- ◆ Link as usual, but keep the list of references
- ◆ At load time, determine where a process will reside in memory and adjust all its references
- ◆ Issues
 - Protection: software checking?
 - How to move in memory: what about pointers to data structure?
 - What if you have more than one segment



11

How To Translate


- ◆ Must have some “mapping” mechanism
- ◆ Mapping must have some granularity
 - Granularity determines flexibility
 - Finer granularity requires more mapping info
- ◆ Extremes
 - Any byte to any byte: mapping equals program size
 - Map whole segments: larger segments problematic



12


Address Translation

- ◆ Memory Management Unit (MMU) translates virtual address into physical address for each load and store
- ◆ Software (privileged) controls the translation
- ◆ CPU view
 - Virtual addresses
- ◆ Each process has its own memory space [0, high]
 - Address space
- ◆ Memory or I/O device view
 - Physical addresses




Goals of Translation

- ◆ Implicit translation for each memory reference
- ◆ A hit should be very fast
- ◆ Trigger an exception on a miss
- ◆ Protected from user's faults




Base and Bound

- ◆ Built in Cray-1
- ◆ Each process has a pair (base, bound)
- ◆ Protection
 - A process can only access physical memory in [base, base+bound]
- ◆ On a context switch
 - Save/restore base, bound registers
- ◆ Pros
 - Simple
 - Flat and no paging
- ◆ Cons
 - Fragmentation
 - Hard to share
 - Difficult to use disks




Segmentation

- ◆ Each process has a table of (seg, size)
- ◆ Treats (seg, size) as a fine-grained (base, bound)
- ◆ Protection
 - Each entry has (nil, read, write, exec)
- ◆ On a context switch
 - Save/restore the table and a pointer to the table in kernel memory
- ◆ Pros
 - Efficient
 - Easy to share
- ◆ Cons
 - Complex management
 - Fragmentation within a segment



Paging

- ◆ Use a fixed size unit called page instead of segment
- ◆ Use a page table to translate
- ◆ Various bits in each entry
- ◆ Context switch
 - Similar to the segmentation
- ◆ What should be the page size?
- ◆ Pros
 - Simple allocation
 - Easy to share
- ◆ Cons
 - Big table
 - How to deal with holes?




17

How Many PTEs Do We Need?

- ◆ Assume 4KB page
 - Equals “low order” 12 bits
- ◆ Worst case for 32-bit address machine
 - # of processes $\times 2^{20}$
- ◆ What about 64-bit address machine?
 - # of processes $\times 2^{52}$


18

Segmentation with Paging



19

Multiple-Level Page Tables



What does this buy us? Sparse address spaces and easier paging

20

Inverted Page Tables

Main idea


- One PTE for each physical page frame
- Hash (Vpage, pid) to Ppage#

Pros

- Small page table for large address space

Cons

- Lookup is difficult
- Overhead of managing hash chains, etc



21

Virtual-To-Physical Lookups

Programs only know virtual addresses

Each virtual address must be translated


- May involve walking hierarchical page table
- Page table stored in memory
- So, each program memory access requires several actual memory accesses

Solution

- Cache "active" part of page table in very fast memory

22

Translation Look-aside Buffer (TLB)



23

Bits in a TLB Entry

Common (necessary) bits

- Virtual page number: match with the virtual address
- Physical page number: translated address
- Valid
- Access bits: kernel and user (nil, read, write)

Optional (useful) bits

- Process tag
- Reference
- Modify
- Cacheable

24

Hardware-Controlled TLB

- ◆ On a TLB miss
 - Hardware loads the PTE into the TLB
 - Need to write back if there is no free entry
 - Generate a fault if the page containing the PTE is invalid
 - VM software performs fault handling
 - Restart the CPU
- ◆ On a TLB hit, hardware checks the valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - Restart the faulting instruction



25

Software-Controlled TLB

- ◆ On a miss in TLB
 - Write back if there is no free entry
 - Check if the page containing the PTE is in memory
 - If no, perform page fault handling
 - Load the PTE into the TLB
 - Restart the faulting instruction
- ◆ On a hit in TLB, the hardware checks valid bit
 - If valid, pointer to page frame in memory
 - If invalid, the hardware generates a page fault
 - Perform page fault handling
 - Restart the faulting instruction



26


Hardware vs. Software Controlled

- ◆ Hardware approach
 - Efficient
 - Inflexible
 - Need more space for page table
- ◆ Software approach
 - Flexible
 - Software can do mappings by hashing
 - $PP\# \rightarrow (Pid, VP\#)$
 - $(Pid, VP\#) \rightarrow PP\#$
 - Can deal with large virtual address space



27

Cache vs. TLB



- ◆ Similarities
 - Cache a portion of memory
 - Write back on a miss
- ◆ Differences
 - Associativity
 - Consistency



28

TLB Related Issues

- ◆ What TLB entry to be replaced?
 - Random
 - Pseudo LRU
- ◆ What happens on a context switch?
 - Process tag: change TLB registers and process register
 - No process tag: Invalidate the entire TLB contents
- ◆ What happens when changing a page table entry?
 - Change the entry in memory
 - Invalidate the TLB entry



29

Consistency Issues

- ◆ “Snoopy” cache protocols (hardware)
 - Maintain consistency with DRAM, even when DMA happens
- ◆ Consistency between DRAM and TLBs (software)
 - You need to flush related TLBs whenever changing a page table entry in memory
- ◆ TLB “shoot-down”
 - On multiprocessors, when you modify a page table entry, you need to flush all related TLB entries on all processors, why?



30

Summary

- ◆ Virtual Memory
 - Virtualization makes software development easier and enables memory resource utilization better
 - Separate address spaces provide protection and isolate faults
- ◆ Address translation
 - Base and bound: very simple but limited
 - Segmentation: useful but complex
- ◆ Paging: the best tradeoff so far
 - TLB: fast translation for paging
 - VM needs to take care of TLB consistency issues



31