ELE 375 / COS 471 Final Exam
Fall, 2001
Prof. Martonosi

<table>
<thead>
<tr>
<th>Question</th>
<th>Score</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>/10</td>
</tr>
<tr>
<td>2</td>
<td>/20</td>
</tr>
<tr>
<td>3</td>
<td>/15</td>
</tr>
<tr>
<td>4</td>
<td>/15</td>
</tr>
<tr>
<td>5</td>
<td>/10</td>
</tr>
<tr>
<td>6</td>
<td>/20</td>
</tr>
<tr>
<td>7</td>
<td>/20</td>
</tr>
<tr>
<td>8</td>
<td>/25</td>
</tr>
<tr>
<td>9</td>
<td>/30</td>
</tr>
<tr>
<td>10</td>
<td>/30</td>
</tr>
<tr>
<td>11</td>
<td>/30</td>
</tr>
<tr>
<td>12</td>
<td>/15</td>
</tr>
<tr>
<td>13</td>
<td>/10</td>
</tr>
<tr>
<td><strong>Total</strong></td>
<td><strong>/ 250</strong></td>
</tr>
</tbody>
</table>

Please write your answers clearly in the space provided. For full credit and/or to get partial credit, show your work.

Name: ____________________________________________

Honor code:
________________________________________________
________________________________________________
________________________________________________
________________________________________________
________________________________________________
________________________________________________
1. (10 points) TLB’s are typically built to be fully-associative or highly set-associative. In contrast, first-level data caches are more likely to be direct-mapped or 2 or 4-way set associative. Give two good reasons why this is so.

2. (20 points) The design team for a simple, single-issue processor is choosing between a pipelined or non-pipelined implementation. Here are some design parameters for the two possibilities:

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Pipelined Version</th>
<th>Non-Pipelined Version</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Rate</td>
<td>500MHz</td>
<td>350 MHz</td>
</tr>
<tr>
<td>CPI for ALU instructions</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>CPI for Control instructions</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>CPI for Memory instructions</td>
<td>2.7</td>
<td>1</td>
</tr>
</tbody>
</table>

a. (10 points) For a program with 20% ALU instructions, 10% control instructions and 75% memory instructions, which design will be faster? Give a quantitative CPI average for each case.

b. (10 points) For a program with 80% ALU instructions, 10% control instructions and 10% memory instructions, which design will be faster? Give a quantitative CPI average for each case.
3. (15 points) For each of the characteristics below, complete the table by checking the appropriate entry (architecture or implementation) to indicate whether each feature is most often a characteristic of a computer architecture or of a particular CPU implementation.

<table>
<thead>
<tr>
<th>Characteristic</th>
<th>Architecture?</th>
<th>Implementation?</th>
</tr>
</thead>
<tbody>
<tr>
<td># of instructions issued per cycle</td>
<td></td>
<td></td>
</tr>
<tr>
<td>size of data cache</td>
<td></td>
<td></td>
</tr>
<tr>
<td># of registers visible to programmers</td>
<td></td>
<td></td>
</tr>
<tr>
<td>miss penalty for L1 data cache</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Presence/absence of a left shift</td>
<td></td>
<td></td>
</tr>
<tr>
<td>instruction</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Branch delay slots</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

4. (10 points) Imagine an instruction whose function is to read four adjacent 32-bit words from memory and places them into four specified 32-bit architectural registers. Assuming the 5-stage pipeline is filled with these instructions and these instructions ONLY, what is the minimum number of register file read and write ports that would be required?
5. (25 points) How many total SRAM bits will be required to implement a 256KB four-way set-associative cache. The cache is physically-indexed cache, and has 64-byte blocks. Assume that there are 4 extra bits per entry: 1 valid bit, 1 dirty bit, and 2 LRU bits for the replacement policy. Assume that the physical address is 50 bits wide.
6. (30 points) Consider a 64 byte, direct-mapped cache with 32-byte lines. A data reference stream is presented to the cache in the order shown below. (Each reference is a read of a single 32-bit (aka 4-byte) word starting at the given address.) For each reference, indicate whether it is a hit or a miss. Compute the miss rate and write it below.

<table>
<thead>
<tr>
<th>Address Referenced</th>
<th>Hit or Miss?</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>72</td>
<td></td>
</tr>
<tr>
<td>136</td>
<td></td>
</tr>
<tr>
<td>68</td>
<td></td>
</tr>
<tr>
<td>140</td>
<td></td>
</tr>
<tr>
<td>76</td>
<td></td>
</tr>
<tr>
<td>80</td>
<td></td>
</tr>
<tr>
<td>88</td>
<td></td>
</tr>
<tr>
<td>92</td>
<td></td>
</tr>
<tr>
<td>96</td>
<td></td>
</tr>
<tr>
<td>204</td>
<td></td>
</tr>
<tr>
<td>0</td>
<td></td>
</tr>
<tr>
<td>36</td>
<td></td>
</tr>
<tr>
<td>40</td>
<td></td>
</tr>
</tbody>
</table>
7. (25 points) Consider a memory system with the following parameters:

- Translation Lookaside Buffer has 256 total entries and is 2-way set associative
- 64Kbyte L1 Data Cache has 64 byte lines and is also 2-way set associative
- Virtual addresses are 32-bits and physical addresses are 24 bits
- 8KB page size

The figures below are labeled diagrams of the cache and TLB. Please fill in the appropriate information in the boxes below:

<table>
<thead>
<tr>
<th>L1 Cache</th>
<th>TLB</th>
</tr>
</thead>
<tbody>
<tr>
<td>A = bits</td>
<td>F = bits</td>
</tr>
<tr>
<td>B = bits</td>
<td>G = bits</td>
</tr>
<tr>
<td>C = bits</td>
<td>H = bits</td>
</tr>
<tr>
<td>D = bits</td>
<td>I = bits</td>
</tr>
<tr>
<td>E = bits</td>
<td></td>
</tr>
</tbody>
</table>

```
Cache

A

B

C

Phys. Addr

D e c o d e

Tag       Data

Tag       Data

E       D

Compare

Compare

TLB

F

G

H

Virtual Addr

D e c o d e

Tag       Data

Tag       Data

I

Compare

Compare
```
8. (30 points) Pipelining
   a. (15 points) First consider a standard 5-stage pipeline of the type discussed in class: IF-ID-EX-M-WB. The only difference is that the pipeline here implements NO BYPASSING. All data dependences are handled by having the pipeline stall until the register fetch will result in the correct data being fetched. For the following pairs of instructions, indicate the number of stall cycles required between instruction \textit{i} and instruction \textit{i+1}:

<table>
<thead>
<tr>
<th>Instruction \textit{i}</th>
<th>Instruction \textit{i+1}</th>
<th># Stall cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>add r1, r2, r3</td>
<td>add r4, r1, r5</td>
<td></td>
</tr>
<tr>
<td>add r1, r2, r3</td>
<td>sw r1, 42(r8)</td>
<td></td>
</tr>
<tr>
<td>lw r1, 10(r7)</td>
<td>add r11, r1, r9</td>
<td></td>
</tr>
</tbody>
</table>

b. (15 points) Next consider a non-standard 6-stage pipeline as described below. Once again, the pipeline implements NO BYPASSING as in part (a). Please again complete the stall cycles for each of the cases given.

   \textbf{IF}  Instruction Fetch
   \textbf{ID}  Instruction Decode
   \textbf{RF}  Register fetch during second half of cycle
   \textbf{EX}  ALU execution, memory address calculation
   \textbf{M}   Memory operation
   \textbf{WB}  Writeback to register file during first half of cycle

<table>
<thead>
<tr>
<th>Instruction \textit{i}</th>
<th>Instruction \textit{i+1}</th>
<th># Stall cycles</th>
</tr>
</thead>
<tbody>
<tr>
<td>add r1, r2, r3</td>
<td>add r4, r1, r5</td>
<td></td>
</tr>
<tr>
<td>add r1, r2, r3</td>
<td>sw r1, 42(r8)</td>
<td></td>
</tr>
<tr>
<td>lw r1, 10(r7)</td>
<td>add r11, r1, r9</td>
<td></td>
</tr>
</tbody>
</table>
9. (15 points) Bandwidth: Dr. Andrew Tanenbaum is often attributed for the quote “Never underestimate the bandwidth of a station wagon full of tapes hurtling down the highway.”

a. The specs for my Subaru station wagon say it has an interior volume of 95.9 cubic feet. Current magnetic tapes hold about 500 Gbits per cubic inch. So if someone “hurts” at 65 mph down the NJ Turnpike with my car full of these tapes, what bandwidth (in bits per second) are they achieving? You can assume, for the purposes of this problem, that the driver takes up 10 cubic feet.

b. Strands of optical fiber used in long-haul data networks have bandwidths of about 2 terabits per second. (That’s $2 \times 10^{12}$ bits per second.) How does this bandwidth compare to the station wagon? Give 5 good reasons why optical fiber used more often than a station wagon for delivering email.
10. (10 points) Memory
   a. (5 points) Draw the rough timing diagram for an SRAM write operation. Include the data, address, CE, and WE signals.

   b. (5 points) How many address pins are needed for a 1Mbit x 1 DRAM?