

Princeton University

COS 217: Introduction to Programming Systems

A Subset of SPARC Assembly Language

Abbreviations Used in Instruction Formats	
rs1	Source register 1.
rs2	Source register 2.
rd	Destination register.
exprX	Expression that the assembler (and linker) evaluates to a constX.
labelX	Label that the assembler (and linker) evaluates to a constX instruction displacement.

Abbreviations Used in Instruction Descriptions	
r[X]	The contents of register X. The instruction descriptions view r as an array of ints.
mem[X]	The contents of memory at location X. The instruction descriptions view mem as an array of chars.
constX	Constant that fits into X bits.
Z	Zero condition code. The instruction descriptions view Z as an int whose value is either 0 (FALSE) or 1 (TRUE).
N	Negative condition code. The instruction descriptions view N as an int whose value is either 0 (FALSE) or 1 (TRUE).
V	oVerflow condition code. The instruction descriptions view V as an int whose value is either 0 (FALSE) or 1 (TRUE).
C	Carry condition code. The instruction descriptions view C as an int whose value is either 0 (FALSE) or 1 (TRUE).

Load and Store Mnemonics (Format 3)	
ldub [rs1],rd ldub [rs1+rs2],rd ldub [rs1+expr13],rd ldub [rs1-expr13],rd ldub [expr13+rs1],rd ldub [expr13],rd	Load unsigned byte r[rd] = (unsigned int)mem[r[rs1]]; r[rd] = (unsigned int)mem[r[rs1] + r[rs2]]; r[rd] = (unsigned int)mem[r[rs1] + const13]; r[rd] = (unsigned int)mem[r[rs1] - const13]; r[rd] = (unsigned int)mem[r[rs1] + const13]; r[rd] = (unsigned int)mem[const13];
ldsb [rs1],rd ldsb [rs1+rs2],rd ldsb [rs1+expr13],rd ldsb [rs1-expr13],rd ldsb [expr13+rs1],rd ldsb [expr13],rd	Load signed byte r[rd] = (int)mem[r[rs1]]; r[rd] = (int)mem[r[rs1] + r[rs2]]; r[rd] = (int)mem[r[rs1] + const13]; r[rd] = (int)mem[r[rs1] - const13]; r[rd] = (int)mem[r[rs1] + const13]; r[rd] = (int)mem[const13];
lduh [rs1],rd lduh [rs1+rs2],rd lduh [rs1+expr13],rd lduh [rs1-expr13],rd lduh [expr13+rs1],rd lduh [expr13],rd	Load unsigned halfword r[rd] = *(unsigned short*)(mem + r[rs1]); r[rd] = *(unsigned short*)(mem + r[rs1] + r[rs2]); r[rd] = *(unsigned short*)(mem + r[rs1] + const13); r[rd] = *(unsigned short*)(mem + r[rs1] - const13); r[rd] = *(unsigned short*)(mem + r[rs1] + const13); r[rd] = *(unsigned short*)(mem + const13);
ldsh [rs1],rd ldsh [rs1+rs2],rd ldsh [rs1+expr13],rd ldsh [rs1-expr13],rd ldsh [expr13+rs1],rd ldsh [expr13],rd	Load signed halfword r[rd] = *(short*)(mem + r[rs1]); r[rd] = *(short*)(mem + r[rs1] + r[rs2]); r[rd] = *(short*)(mem + r[rs1] + const13); r[rd] = *(short*)(mem + r[rs1] - const13); r[rd] = *(short*)(mem + r[rs1] + const13); r[rd] = *(short*)(mem + const13);
ld [rs1],rd ld [rs1+rs2],rd ld [rs1+expr13],rd ld [rs1-expr13],rd ld [expr13+rs1],rd ld [expr13],rd	Load word r[rd] = *(int*)(mem + r[rs1]); r[rd] = *(int*)(mem + r[rs1] + r[rs2]); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd] = *(int*)(mem + r[rs1] - const13); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd] = *(int*)(mem + const13);

<pre> ldd [rs1],rd ldd [rs1+rs2],rd ldd [rs1+expr13],rd ldd [rs1-expr13],rd ldd [expr13+rs1],rd ldd [expr13],rd </pre>	<p>Load doubleword</p> <pre> r[rd] = *(int*)(mem + r[rs1]); r[rd+1] = *(int*)(mem + r[rs1] + 4); r[rd] = *(int*)(mem + r[rs1] + r[rs2]); r[rd+1] = *(int*)(mem + r[rs1] + r[rs2] + 4); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd+1] = *(int*)(mem + r[rs1] + const13 + 4); r[rd] = *(int*)(mem + r[rs1] - const13); r[rd+1] = *(int*)(mem + r[rs1] - const13 + 4); r[rd] = *(int*)(mem + r[rs1] + const13); r[rd+1] = *(int*)(mem + r[rs1] + const13 + 4); r[rd] = *(int*)(mem + const13); r[rd+1] = *(int*)(mem + const13 + 4); </pre>
<pre> swap [rs1],rd swap [rs1+rs2],rd swap [rs1+expr13],rd swap [rs1-expr13],rd swap [expr13+rs1],rd swap [expr13],rd </pre>	<p>Swap</p> <pre> temp=mem[r[rs1]]; mem[r[rs1]]=r[rd]; r[rd]=temp; temp=mem[r[rs1]+r[rs2]]; mem[r[rs1]+r[rs2]]=r[rd]; r[rd]=temp; temp=mem[r[rs1]+const13]; mem[r[rs1]+const13]=r[rd]; r[rd]=temp; temp=mem[r[rs1]-const13]; mem[r[rs1]-const13]=r[rd]; r[rd]=temp; temp=mem[r[rs1]+const13]; mem[r[rs1]+const13]=r[rd]; r[rd]=temp; temp=mem[expr13]; mem[expr13]=r[rd]; r[rd]=temp; </pre>
<pre> stb rd,[rs1] stb rd,[rs1+rs2] stb rd,[rs1+expr13] stb rd,[rs1-expr13] stb rd,[expr13+rs1] stb rd,[expr13] </pre>	<p>Store byte</p> <pre> mem[r[rs1]] = r[rd]; mem[r[rs1] + r[rs2]] = r[rd]; mem[r[rs1] + const13] = r[rd]; mem[r[rs1] - const13] = r[rd]; mem[r[rs1] + const13] = r[rd]; mem[const13] = r[rd]; </pre>
<pre> sth rd,[rs1] sth rd,[rs1+rs2] sth rd,[rs1+expr13] sth rd,[rs1-expr13] sth rd,[expr13+rs1] sth rd,[expr13] </pre>	<p>Store halfword</p> <pre> *(short*)(mem + r[rs1]) = r[rd]; *(short*)(mem + r[rs1] + r[rs2]) = r[rd]; *(short*)(mem + r[rs1] + const13) = r[rd]; *(short*)(mem + r[rs1] - const13) = r[rd]; *(short*)(mem + r[rs1] + const13) = r[rd]; *(short*)(mem + const13) = r[rd]; </pre>
<pre> st rd,[rs1] st rd,[rs1+rs2] st rd,[rs1+expr13] st rd,[rs1-expr13] st rd,[expr13+rs1] st rd,[expr13] </pre>	<p>Store word</p> <pre> *(int*)(mem + r[rs1]) = r[rd]; *(int*)(mem + r[rs1] + r[rs2]) = r[rd]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + r[rs1] - const13) = r[rd]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + const13) = r[rd]; </pre>
<pre> std rd,[rs1] std rd,[rs1+rs2] std rd,[rs1+expr13] std rd,[rs1-expr13] std rd,[expr13+rs1] std rd,[expr13] </pre>	<p>Store doubleword</p> <pre> *(int*)(mem + r[rs1]) = r[rd]; *(int*)(mem + r[rs1] + 4) = r[rd+1]; *(int*)(mem + r[rs1] + r[rs2]) = r[rd]; *(int*)(mem + r[rs1] + r[rs2] + 4) = r[rd+1]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + r[rs1] + const13 + 4) = r[rd+1]; *(int*)(mem + r[rs1] - const13) = r[rd]; *(int*)(mem + r[rs1] - const13 + 4) = r[rd+1]; *(int*)(mem + r[rs1] + const13) = r[rd]; *(int*)(mem + r[rs1] + const13 + 4) = r[rd+1]; *(int*)(mem + const13) = r[rd]; *(int*)(mem + const13 + 4) = r[rd+1]; </pre>
<pre> clrb [rs1] clrb [rs1+rs2] clrb [rs1+expr13] clrb [rs1-expr13] clrb [expr13+rs1] clrb [expr13] </pre>	<p>Clear byte</p> <pre> Synthetic instruction for: stb %g0, [rs1] Synthetic instruction for: stb %g0, [rs1 + rs2] Synthetic instruction for: stb %g0, [rs1 + expr13] Synthetic instruction for: stb %g0, [rs1 - expr13] Synthetic instruction for: stb %g0, [expr13+ rs2] Synthetic instruction for: stb %g0, [expr13] </pre>
<pre> clrh [rs1] clrh [rs1+rs2] clrh [rs1+expr13] clrh [rs1-expr13] clrh [expr13+rs1] clrh [expr13] </pre>	<p>Clear halfword</p> <pre> Synthetic instruction for: sth %g0, [rs1] Synthetic instruction for: sth %g0, [rs1 + rs2] Synthetic instruction for: sth %g0, [rs1 + expr13] Synthetic instruction for: sth %g0, [rs1 - expr13] Synthetic instruction for: sth %g0, [expr13+ rs1] Synthetic instruction for: sth %g0, [expr13] </pre>

clr [rs1]	Clear word Synthetic instruction for: st %0, [rs1]
clr [rs1+rs2]	Synthetic instruction for: st %0, [rs1 + rs2]
clr [rs1+expr13]	Synthetic instruction for: st %0, [rs1 + expr13]
clr [rs1-expr13]	Synthetic instruction for: st %0, [rs1 - expr13]
clr [expr13+rs1]	Synthetic instruction for: st %0, [expr13 + rs1]
clr [expr13]	Synthetic instruction for: st %0, [expr13]

Shift Mnemonics (Format 3)

sll rs1,rs2,rd sll rs1,expr13,rd	Shift left logical r[rd] = r[rs1] << r[rs2]; r[rd] = r[rs1] << const13;
srl rs1,rs2,rd srl rs1,expr13,rd	Shift right logical r[rd] = (unsigned int)r[rs1] >> r[rs2]; r[rd] = (unsigned int)r[rs1] >> const13;
sra rs1,rs2,rd sra rs1,expr13,rd	Shift right arithmetic r[rd] = r[rs1] >> r[rs2]; r[rd] = r[rs1] >> const13;

Arithmetic Mnemonics (Format 3)

add rs1,rs2,rd add rs1,expr13,rd	Add r[rd] = r[rs1] + r[rs2]; r[rd] = r[rs1] + const13;
addcc rs1,rs2,rd addcc rs1,expr13,rd	Add, and set condition codes r[rd] = r[rs1] + r[rs2]; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & r[rs2]<0 & r[rd]>0 (r[rs1]>0 & r[rs2]>0 & r[rd]<0); C = (r[rs1]<0 & r[rs2]<0) (r[rd]>0 & (r[rs1]<0 r[rs2]<0)); r[rd] = r[rs1] + const13; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & const13<0 & r[rd]>0 (r[rs1]>0 & const13>0 & r[rd]<0); C = (r[rs1]<0 & const13<0) (r[rd]>0 & (r[rs1]<0 const13<0));
addx rs1,rs2,rd addx rs1,expr13,rd	Add extended r[rd] = r[rs1] + r[rs2] + C; r[rd] = r[rs1] + const13 + C;
addxcc rs1,rs2,rd addxcc rs1,expr13,rd	Add extended, and set condition codes r[rd] = r[rs1] + r[rs2] + C; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & r[rs2]<0 & r[rd]>0 (r[rs1]>0 & r[rs2]>0 & r[rd]<0); C = (r[rs1]<0 & r[rs2]<0) (r[rd]>0 & (r[rs1]<0 r[rs2]<0)); r[rd] = r[rs1] + const13 + C; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & const13<0 & r[rd]>0 (r[rs1]>0 & const13>0 & r[rd]<0); C = (r[rs1]<0 & const13<0) (r[rd]>0 & (r[rs1]<0 const13<0));
sub rs1,rs2,rd sub rs1,expr13,rd	Subtract r[rd] = r[rs1] - r[rs2]; r[rd] = r[rs1] - const13;
subcc rs1,rs2,rd subcc rs,expr13,rd	Subtract, and set condition codes r[rd] = r[rs1] - r[rs2]; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & r[rs2]>0 & r[rd]>0 (r[rs1]>0 & r[rs2]<0 & r[rd]<0); C = (r[rs1]>0 & r[rs2]<0) (r[rd]<0 & (r[rs1]>0 r[rs2]<0)); r[rd] = r[rs1] - const13; N = r[rd]<0; Z = r[rd]==0; V = (r[rs1]<0 & const13>0 & r[rd]>0 (r[rs1]>0 & const13<0 & r[rd]<0); C = (r[rs1]>0 & const13<0) (r[rd]<0 & (r[rs1]>0 const13<0));
subx rs1,rs2,rd subx rs1,expr13,rd	Subtract extended r[rd] = r[rs1] - r[rs2] - C; r[rd] = r[rs1] - const13 - C;

subxcc rs1,rs2,rd subxcc rs,expr13,rd	Subtract extended, and set condition codes $r[rd] = r[rs1] - r[rs2] - C;$ $N = r[rd]<0; Z = r[rd] == 0;$ $V = (r[rs1]<0 \& r[rs2]>0 \& r[rd]>0)$ $\quad (r[rs1]>0 \& r[rs2]<0 \& r[rd]<0);$ $C = (r[rs1]>0 \& r[rs2]<0) (r[rd]<0 \& (r[rs1]>0 r[rs2]<0));$ $r[rd] = r[rs1] - const13 - C;$ $N = r[rd]<0; Z = r[rd]==0;$ $V = (r[rs1]<0 \& const13>0 \& r[rd]>0)$ $\quad (r[rs1]>0 \& const13<0 \& r[rd]<0);$ $C = (r[rs1]>0 \& const13<0) (r[rd]<0 \& (r[rs1]>0 const13<0));$
neg rs2,rd neg rd	Negate Synthetic instruction for: sub %g0, rs2, rd Synthetic instruction for: sub %g0, rd, rd
inc rd inc expr13,rd	Increment Synthetic instruction for: add rd, 1, rd Synthetic instruction for: add rd, expr13, rd
inccc rd inccc is,rd	Increment, and set condition codes Synthetic instruction for: addcc rd, 1, rd Synthetic instruction for: addcc rd, is, rd
dec rd dec expr13,rd	Decrement Synthetic instruction for: sub rd, 1, rd Synthetic instruction for: sub rd, expr13, rd
deccc rd deccc expr13,rd	Decrement, and set condition codes Synthetic instruction for: subcc rd, 1, rd Synthetic instruction for: subcc rd, expr13, rd
cmp rs,rs2 cmp rs,expr13	Compare Synthetic instruction for: subcc rs, rs2, %g0 Synthetic instruction for: subcc rs, expr13, %g0

Logical Mnemonics (Format 3)

and rs1,rs2,rd and rs1,expr13,rd	And $r[rd] = r[rs1] \& r[rs2]$ $r[rd] = r[rs1] \& const13$
andcc rs1,rs2,rd andcc rs1,expr13,rd	And, and set condition codes $r[rd] = r[rs1] \& r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = r[rs1] \& const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
andn rs1,rs2,rd andn rs1,expr13,rd	And negative $r[rd] = r[rs1] \& \sim r[rs2];$ $r[rd] = r[rs1] \& \sim expr13;$
andncc rs1,rs2,rd andncc rs1,expr13,rd	And negative, and set condition codes $r[rd] = r[rs1] \& \sim r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = r[rs1] \& \sim const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
or rs1,rs2,rd or rs1,expr13,rd	Or $r[rd] = r[rs1] r[rs2]$ $r[rd] = r[rs1] expr13$
orcc rs1,rs2,rd orcc rs1,expr13,rd	Or, and set condition codes $r[rd] = r[rs1] r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = r[rs1] const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
orn rs1,rs2,rd orn rs1,expr13,rd	Or negative $r[rd] = r[rs1] \sim r[rs2];$ $r[rd] = r[rs1] \sim expr13;$
orncc rs1,rs2,rd orncc rs1,expr13,rd	Or negative, and set condition codes $r[rd] = r[rs1] \sim r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = r[rs1] \sim const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
xor rs1,rs2,rd xor rs1,const13,rd	Exclusive or $r[rd] = r[rs1] \wedge r[rs2];$ $r[rd] = r[rs1] \wedge const13;$
xorcc rs1,rs2,rd xorcc rs1,expr13,rd	Exclusive or, and set condition codes $r[rd] = r[rs1] \wedge r[rs2]; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = r[rs1] \wedge const13; N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
xnor rs1,rs2,rd xnor rs1,expr13,rd	Exclusive nor $r[rd] = \sim(r[rs1] \wedge r[rs2]);$ $r[rd] = \sim(r[rs1] \wedge expr13);$
xnorcc rs1,rs2,rd xnorcc rs1,expr13,rd	Exclusive nor, and set condition codes $r[rd] = \sim(r[rs1] \wedge r[rs2]); N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$ $r[rd] = \sim(r[rs1] \wedge const13); N = r[rd]<0; Z = r[rd]==0; V=0; C=0;$
clr rd	Clear Synthetic instruction for: or %g0, %g0, rd

mov rs2,rd mov expr13,rd	Move Synthetic instruction for: or %g0, rs2, rd Synthetic instruction for: or %g0, expr13, rd
tst rs2	Test Synthetic instruction for: orcc %g0, rs2, %g0
btst rs2,rs1 btst expr13,rs1	Bit test Synthetic instruction for: andcc rs1, rs2, %g0 Synthetic instruction for: andcc rs1, expr13, %g0
bset rs2,rd bset expr13,rd	Bit set Synthetic instruction for: or rd, rs2, rd Synthetic instruction for: or rd, expr13, rd
bclr rs2,rd bclr expr13,rd	Bit clear Synthetic instruction for: andn rd, rs2, rd Synthetic instruction for: andn rd, expr13, rd
btog rs2,rd btog expr13,rd	Bit toggle Synthetic instruction for: xor rd, rs2, rd Synthetic instruction for: xor rd, expr13, rd
not rs1,rd not rd	Not Synthetic instruction for: xnor rs1, %g0, rd Synthetic instruction for: xnor rd, %g0, rd

Integer Branch Mnemonics (Format 2)	
Unconditional branching:	
ba{,a} label22	Branch to label always pc = npc; npc = const22 << 2; if (a == 1) { pc = npc; npc += 4; }
Signed number branching:	
be{,a} label22	Branch if equal pc = npc; if (Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bne{,a} label22	Branch if not equal pc = npc; if (!Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bl{,a} label22	Branch if less than pc = npc; if (N ^ V) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
ble{,a} label22	Branch if less than or equal to pc = npc; if (Z (N ^ V)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bge{,a} label22	Branch if greater than or equal to pc = npc; if (!(N ^ V)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bg{,a} label22	Branch if greater than pc = npc; if (!(Z (N ^ V))) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
Unsigned number branching:	
blu{,a} label22	Branch if less than (unsigned) Synonym for: bcs{,a} label22
bleu{,a} label22	Branch if less than or equal to (unsigned) pc = npc; if (C Z) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }

bgeu{,a} label22	Branch if greater than or equal to (unsigned) Synonym for: bcc{,a} label22
bgu{,a} label22	Branch if greater than (unsigned) pc = npc; if (!(C Z)) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
Individual condition code branching:	
bpos{,a} label22	Branch if positive (or zero) pc = npc; if (! N) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bneg{,a} label22	Branch if negative pc = npc; if (N) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bcs{,a} label22	Branch if C is set pc = npc; if (C) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bcc{,a} label22	Branch if C is clear pc = npc; if (! C) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bvs{,a} label22	Branch if V is set pc = npc; if (V) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bvc{,a} label22	Branch if V is clear pc = npc; if (! V) npc = const22 << 2; else if (a == 0) npc += 4; else { pc += 4; npc += 8; }
bz{,a} label22	Branch if zero Synonym for: be{,a} label22
bnz{,a} label22	Branch if not zero Synonym for: bne{,a} label22

Control Mnemonics (Format 3)

jmp1 rs1,rd jmp1 rs1+rs2,rd jmp1 rs1+expr13,rd jmp1 rs1-expr13,rd jmp1 expr13+rs1,rd jmp1 expr13,rd	Jump and link r[rd] = pc; pc = npc; npc = r[rs1]; r[rd] = pc; pc = npc; npc = r[rs1] + r[rs2]; r[rd] = pc; pc = npc; npc = r[rs1] + const13; r[rd] = pc; pc = npc; npc = r[rs1] - const13; r[rd] = pc; pc = npc; npc = r[rs1] + const13; r[rd] = pc; pc = npc; npc = const13;
jmp rs1 jmp rs1+rs2 jmp rs1+expr13 jmp rs1-expr13 jmp expr13+rs1 jmp expr13	Jump Synthetic instruction for jmp1 rs1, %g0 Synthetic instruction for jmp1 rs1+rs2, %g0 Synthetic instruction for jmp1 rs1+expr13, %g0 Synthetic instruction for jmp1 rs1-expr13, %g0 Synthetic instruction for jmp1 expr13+rs1, %g0 Synthetic instruction for jmp1 expr13, %g0
call rs1	Call indirect Synthetic instruction for: jmp1 rs1, %o7
ret	Return from subroutine Synthetic instruction for: jmp1 %i7 + 8, %g0
retl	Return from leaf subroutine Synthetic instruction for: jmp1 %o7 + 8, %g0
save rs1,rs2,rd save rs1,expr13,rd	Save register window and add temp = r[rs1] + r[rs2]; save the register window r[rd] = temp; temp = r[rs1] + expr13; (save the register window) r[rd] = temp;

restore rs1,rs2,rd	Restore register window and add temp = r[rs1] + r[rs2]; (restore the register window) r[rd] = temp;
restore rs1,expr13,rd	temp = r[rs1] + r[rs2]; (restore the register window) r[rd] = temp;
restore	Restore register window and add Synthetic instruction for: restore %g0, %g0, %g0

Control Mnemonics (Format 2)

nop	No operation
sethi expr22,rd	Set high-order bits r[rd] = const22 << 10;
set expr32,rd	Set Synthetic instruction for: sethi %hi(const32), rd or rd, %lo(const32), rd where: %hi(const32) is equivalent to (const32 >> 10) %lo(const32) is equivalent to (const32 0x3ff)

Control Mnemonics (Format 1)

call label30	Call r[o7] = pc; pc = npc; npc = pc + const30
--------------	---

Assembler Directives

label:	Record the fact that label marks the current location within the current section
.section ".sectionname"	Make the sectionname section the current section
.skip n	Skip n bytes of memory in the current section
.align n	Increase the current section's location counter so it is evenly divisible by n
.byte bytevalue1, bytevalue2, ...	Allocate memory containing bytevalue1, bytevalue2, ... in the current section
.half halfvalue1, halfvalue2, ...	Allocate memory containing halfvalue1, halfvalue2, ... in the current section
.word wordvalue1, wordvalue2, ...	Allocate memory containing wordvalue1, wordvalue2, ... in the current section
.ascii "string1", "string2", ...	Allocate memory containing the characters from string1, string2, ... in the current section
.asciz "string1", "string2", ...	Allocate memory containing string1, string2, ..., where each string is NULL terminated, in the current section
.global label1, label2, ...	Mark label1, label2, ... so they are available to the linker
.empty	Suppress assembler warnings about the next instruction's presence in a delay slot

Copyright © 2002 by Robert M. Dondero, Jr.